

FM577

User Manual

4DSP LLC, 955 S Virginia Street, Suite 214, Reno, NV 89502, USA

4DSP BV, Ondernemingsweg 66f, 2404HN, Alphen aan den Rijn, Netherlands

Email: support@4dsp.com

This document is the property of 4DSP Inc. and may not be copied nor communicated to a third party without the written permission of 4DSP Inc.

© 4DSP 2010

Revision History

Date	Revision	Version
15-04-08	First release	1.0
15-05-08	Updated board images.	1.1
19-05-08	Removed obsolete information	1.1.1
May 12 2009	Changed logo, corrected typos	1.2

Table of Contents

1	Acronyms and related documents	4
1.1	Acronyms.....	4
1.2	Related Documents	4
1.3	General description.....	5
2	Installation	6
2.1	Requirements and handling instructions	6
2.2	Firmware and software.....	6
3	Cyclone III features.....	6
3.1	Series termination	6
4	Design	6
4.1	FPGA devices	6
4.1.1	FPGA_A device.....	6
4.1.2	FPGA_B device.....	9
4.2	FPGA devices configuration.....	9
4.2.1	Flash storage	9
4.2.2	CPLD device	10
4.2.3	JTAG.....	12
4.3	Clock tree.....	12
4.4	Memory resources	13
4.4.1	DDR2 SDRAM	13
4.5	Front Panel IO daughter card.....	14
4.5.1	Virtex-5 device to I/O front Panel daughter card	14
4.5.2	Power connection to the front panel I/O daughter card.....	16
5	Power requirements	17
5.1	External power connector for stand alone mode	18
6	Environment.....	19
6.1	Temperature	19
6.2	Convection cooling.....	19
6.3	Conduction cooling	19
7	Safety.....	19
8	EMC	19
9	Warranty.....	19

1 Acronyms and related documents

1.1 Acronyms

ADC	Analog to Digital Converter
DAC	Digital to Analog Converter
DCI	Digitally Controlled Impedance
DDR	Double Data Rate
DSP	Digital Signal Processing
EPROM	Erasable Programmable Read-Only Memory
FBGA	Fineline Ball Grid Array
FPDP	Front Panel Data Port
FPGA	Field Programmable Gate Array
JTAG	Join Test Action Group
LED	Light Emitting Diode
LVTTL	Low Voltage Transistor Logic level
LVDS	Low Differential Data Signaling
LSB	Least Significant Bit(s)
LVDS	Low Voltage Differential Signaling
MGT	Multi-Gigabit Transceiver
MSB	Most Significant Bit(s)
PCB	Printed Circuit Board
PCI	Peripheral Component Interconnect
PCI-e	PCI Express
PLL	Phase Locked Loop
PMC	PCI Mezzanine Card
QDR	Quadruple Data rate
SDRAM	Synchronous Dynamic Random Access memory
SRAM	Synchronous Random Access memory

Table 1: Glossary

1.2 Related Documents

- IEEE Std 1386.1-2001: IEEE Standard Physical and Environmental Layers for PCI Mezzanine Cards (PMC).
- PCI Special Interest Group (PCI SIG) *PCI Local Bus Specification, Revision 3.0*
- ANSI/VITA 20-2001 : Conduction Cooled PMC.
- ANSI/VITA 42.0-2005: XMC Switched Mezzanine Card Auxiliary Standard.
- IEEE Std 1386-2001: IEEE Standard for a Common Mezzanine Card (CMC) Family.
- [Altera Cyclone III Device Handbook, Volume 1 and 2](#)

1.3 General description

The FM577 is a high performance PMC, optionally conduction cooled, dedicated to digital signal processing applications with high bandwidth and complex algorithms requirements. It offers multiple interfaces, fast on-board memory resources, and two Altera Cyclone III FPGA devices. It can be utilized, for example, to accelerate frequency-domain algorithms with off-the-shelf Intellectual Property cores for applications that require the highest level of performances. The FM577 is mechanically and electrically compliant to the standard and specifications listed in section 1.2 of this document.




Figure 1: FM577 block diagram

2 Installation

2.1 Requirements and handling instructions

- The FM577 must be installed on a motherboard compliant to the IEEE Std 1386-2001 standard for 3.3V PMC
- Do not flex the board
- Observe SSD precautions when handling the board to prevent electrostatic discharges.
- Do not install the FM4577 while the motherboard is powered up.

2.2 Firmware and software

Drivers, API libraries and a program example working in combination with a pre-programmed firmware for both FPGAs are provided. The FM577 is delivered with an interface to the PCI core in the FPGA_A device and an example VHDL design in the FPGA_B device so users can start performing high bandwidth data transfers over the PCI bus right out of the box. For more information about software installation and FPGA firmware, please refer the FM577 Get Started Guide.

3 Cyclone III features

The Cyclone III devices offer features that simplify the PCB layout and improve signal integrity.

3.1 Series termination

Cyclone III devices support on-chip series termination with calibration in all banks. The on-chip series termination calibration circuit compares the total impedance of the I/O buffer to the external resistors (50 ohms) connected to the RUP and RDN pins, and dynamically adjusts the I/O buffer impedance until they match. This ensures limited reflections on the data lines and better signal integrity. This feature will be used for the Pn4 interface as well as for the PCI bus and the inter-FPGA bus.

4 Design

4.1 FPGA devices

The FPGA_A and FPGA_B FPGA devices interface to the various resources on the FM577 as shown on Figure 1. They also interconnect to each other via 82 general purpose pins and 4 clock pins (2 pairs, one in each direction, optionally 100Ω terminated).

4.1.1 FPGA_A device

4.1.1.1 Cyclone III device family and package

The FPGA_A device is from the Altera Cyclone III family. It can be an EP3C40 in a Fineline Ball Grid array package with 484 balls.

4.1.1.2 PCI interface

The FPGA_A device interfaces directly to the PCI bus via the PMC Pn1, Pn2 and Pn3 connectors. An embedded PCI core from Altera is used to communicate over the PCI bus with the host system on the motherboard. PCI 64-bit 66MHz, PCI 64-bit 66MHz and PCI 32-bit 33MHz are supported on the FM577. The bus type must be communicated at the time of the order so the right FPGA_A device firmware can be loaded into the flash prior to delivery.

The following performances have been recorded with the FM577 transferring data on the bus:

- **PCI 64-bit 66MHz: TBD**
- **PCI 32-bit 33MHz: TBD**

4.1.1.3 LED

Four LEDs are connected to the FPGA_A device. In the default FPGA firmware, the LEDs are driven by the FPGA_B device via the inter-FPGA interface.

The LEDs are located on side 2 of the PCB in the front panel area.




Figure 2: FPGA LED locations

4.1.1.4 Pn4 user I/O connector

The Pn4 connector is connected to the FPGA_A device. All 64 signals can be used as single ended and Cyclone III series termination can be implemented. 3.3V, 2.5V or 1.8V signalling is available (3.3V by default is mounted on board). Optionally LVDS signalling is available on 30 pairs, in which case the FPGA banks voltage must be set to 2.5V. The length skew between any two data lines will not exceed 50mm. The following table gives the FPGA A pin assignment for the Pn4 signals.

Connector pin	Signal name	FPGA pin		FPGA pin	Signal name	Connector pin
1	Pn4_IO0				Pn4_IO1	2
3	Pn4_IO2				Pn4_IO3	4
5	Pn4_IO4				Pn4_IO5	6
7	Pn4_IO6				Pn4_IO7	8
9	Pn4_IO8				Pn4_IO9	10
11	Pn4_IO10				Pn4_IO11	12
13	Pn4_IO12				Pn4_IO13	14
15	Pn4_IO14				Pn4_IO15	16
17	Pn4_IO16				Pn4_IO17	18
19	Pn4_IO18				Pn4_IO19	20
21	Pn4_IO20				Pn4_IO21	22
23	Pn4_IO22				Pn4_IO23	24
25	Pn4_IO24				Pn4_IO25	26
27	Pn4_IO26				Pn4_IO27	28
29	Pn4_IO28				Pn4_IO29	30
31	Pn4_IO30				Pn4_IO31	32
33	Pn4_IO32				Pn4_IO33	34
35	Pn4_IO34				Pn4_IO35	36
37	Pn4_IO36				Pn4_IO37	38
39	Pn4_IO38				Pn4_IO39	40
41	Pn4_IO40				Pn4_IO41	42
43	Pn4_IO42				Pn4_IO43	44
45	Pn4_IO44				Pn4_IO45	46
47	Pn4_IO46				Pn4_IO47	48
49	Pn4_IO48				Pn4_IO49	50
51	Pn4_IO50				Pn4_IO51	52
53	Pn4_IO52				Pn4_IO53	54
55	Pn4_IO54				Pn4_IO55	56
57	Pn4_IO56				Pn4_IO57	58
59	Pn4_IO58				Pn4_IO59	60
61	Pn4_IO60				Pn4_IO61	62
63	Pn4_IO62				Pn4_IO63	64

Table 2 : Pn4 pin assignment

4.1.2 FPGA_B device

4.1.2.1 Cyclone III device family and package

The FPGA_B device is dedicated to Digital Signal Processing applications. This Altera Cyclone III device can be either an EP3C120 in a Fineline Ball Grid array package with 780 balls.

4.1.2.2 Cyclone III device external memory interfaces

The FPGA_B device interfaces up to four 128Mbytes DDR2 SDRAM bank. A maximum performance of up to 800MB/s per DDR2 SDRAM bank can be achieved.

4.1.2.3 Cyclone III device interface to Front Panel daughter card

The FPGA_B device interfaces to the front panel daughter card on the FM577 via a high speed connector. 114 I/Os are available from the FPGA to/from the daughter card.

Refer to the Front Panel I/O section of this document for more details about the daughter card connector electrical characteristics.

4.2 FPGA devices configuration

4.2.1 Flash storage

The FPGA firmware is stored on board in a flash device. The 512Mbit device is partly used to store the configuration for both FPGAs. In the default CPLD firmware configuration, the Cyclone III device A and B are directly configured from flash if a valid bitstream is stored in the flash for each FPGA. The flash is pre-programmed in factory with the default firmware example for both FPGAs.




Figure 3 : Configuration circuit

4.2.2 CPLD device

As shown on Figure 2, a CPLD is connected between the flash device and the FPGA devices. The CPLD main function is to program and read the flash. The data stored in the flash are transferred from the host motherboard via the PCI bus to the FPGA_A device and then to the CPLD writes the required bit stream to the storage device. A 31.25 MHz clock connects to the CPLD and is used to generate the configuration clock sent to the FPGA devices. At power up, if the CPLD detects that an FPGA configuration bitstream is stored in the flash for both FPGA devices, it will start programming the devices.

Do NOT reprogram the CPLD without 4DSP approval

The CPLD configuration is achieved by loading with an Altera download cable a bitstream from a host computer via the JTAG connector. The FPGA devices configuration can also be performed using the JTAG.

4.2.2.1 DIP Switch

A switch (J1) is located next to the JTAG programming connector see Figure 4. The switch positions are defined as follows:




Figure 4: switch (J1) location

Sw1	OFF	Default setting. The Cyclone III device configuration is loaded from the flash at power up.
	ON	Cyclone III device safety configuration loaded from the flash at power up. To be used only if the Cyclone III device cannot be configured or does not perform properly with the switch in the OFF position.
Sw2		Reserved
Sw3		Reserved
Sw4		Reserved

Table 3: Switch description

4.2.2.2 LED and board status

Four LEDs connect to the CPLD and give information about the board status.

LED 0	Flashing	FPGA A or B bitstream or user_ROM_register is currently being written to the flash
	ON	FPGA A not configured
	OFF	FPGA A configured
LED 1	Flashing	FPGA A or B bitstream or user_ROM_register is currently being written to the flash
	ON	FPGA B not configured
	OFF	FPGA B configured
LED 2	Flashing	The FPGA_A device has been configured with the safety configuration bitstream programmed in the flash at factory. Please write a valid FPGA_A device bitstream to the flash.
	ON	Flashn is busy writing or erasing
	OFF	Flash device is not busy
LED 3 LED 3	ON	CRC error. Presumably a wrong or corrupted FPGA bitstream has been written to the flash. Once on this LED remains on
	OFF	No CRC error detected

Table 4: LED board status




Figure 5: CPLD LED locations

4.2.3 JTAG

A JTAG connector is available on the FM577 for configuration purposes. The JTAG can also be used to debug the FPGA design with the Altera Signal Tap.

The JTAG connector is located on side 1 of the PCB (see Figure 6).




Figure 6: JTAG connector location

The JTAG connector pinout is as follows:

Pin #	Signal	Signal	Pin #
1	2.5V	TMS	4
2	GND	TDI	5
3	TCK	TDO	6

Table 5 : JTAG pin assignment

4.3 Clock tree

The FM577 clock architecture offers an efficient distribution of low jitter clocks.

- Both FPGA devices and the CPLD receive a low jitter 50MHz clock.
- A low jitter programmable clock able to generate frequencies from 16MHz to 230MHz in steps of 0.5MHz is connected to both FPGA devices
- Two external input clocks and one output clock are available via the front panel with SMA connectors. These external clocks are single ended LVCMOS.

This clock management approach ensures maximum flexibility to efficiently implement multi-clock domains algorithms and use the memory devices at different frequencies. The frequency synthesizer (CDCEL925) is controlled by the FPGA_A device.




Figure 7 : Clock tree

4.4 Memory resources

4.4.1 DDR2 SDRAM

Four independent 16-bit DDR2 SDRAM banks are connected to FPGA B. Each bank provides 128Mbytes. In total a maximum of 512Mbytes of DDR2 SDRAM are available on board. These memory resources can be used by the FPGA logic as data buffers during signal processing.

4.5 Front Panel IO daughter card

4.5.1 Cyclone 3 device to I/O front Panel daughter card

(Only available with daughter card purchase)

The FPGA B interfaces to a 120-pin connector placed in the Front panel I/O area (on both side 1 and side 2 of the PCB). It serves as a base for a daughter card and offers I/O diversity to the FM577 PMC. On side 2 of the PCB, the connectors and mounting holes placement complies with the SLB standard.

The FPGA I/O banks are powered either by 1.5V, 2.5V or 3.3V via large 0 ohms resistors (3.3V is the default if not specified otherwise at the time of order). Please, contact 4DSP Inc. for more information about the daughter card types available. The 120-pin Samtec connector pin assignment is as follows. The pins are grouped in LVDS pairs (FP_Px and FP_Nx). All signals that are shown as LVDS pairs in the table can be used for any standard that is not in breach the Altera I/O pad electrical.

Connector pin	Signal Name	FPGA pin		FPGA pin	Signal name	Connector pin
1	FP_P0				FP_P1	2
3	FP_N0				FP_N1	4
5	FP_P2 ⁽²⁾				FP_P3	6
7	FP_N2 ⁽²⁾				FP_N3	8
9	FP_P4				FP_P5	10
11	FP_N4				FP_N5	12
13	FP_P6				FP_P7	14
15	FP_N6				FP_N7	16
17	FP_P8				FP_P9	18
19	FP_N8				FP_N9	20
21	FP_P10 ⁽²⁾				FP_P11	22
23	FP_N10 ⁽²⁾				FP_N11	24
25	FP_P12				FP_P13	26
27	FP_N12				FP_N13	28
29	FP_P14				FP_P15	30
31	FP_N14				FP_N15	32
33	FP_P16 ⁽²⁾				FP_P17 ⁽¹⁾	34
35	FP_N16 ⁽²⁾				FP_N17 ⁽¹⁾	36
37	FP_P18 ⁽¹⁾				FP_P19	38
39	FP_N18 ⁽¹⁾				FP_N19	40

Table 6 : Front Panel IO daughter card pin assignment Bank A

⁽¹⁾ Connected to a global clock pin on the FPGA.

⁽²⁾ Connected to a regional clock pin on the FPGA.

Connector pin	Differential	FPGA pin	FPGA pin	Differential	Connector pin
41	FP_P20			FP_P21	42
43	FP_N20			FP_N21	44
45	FP_P22			FP_P23	46
47	FP_N22			FP_N23	48
49	FP_P24 ⁽²⁾			FP_P25	50
51	FP_N24 ⁽²⁾			FP_N25	52
53	FP_P26			FP_P27	54
55	FP_N26			FP_N27	56
57	FP_P28			FP_P29	58
59	FP_N28			FP_N29	60
61	FP_P30			FP_P31	62
63	FP_N30			FP_N31	64
65	FP_P32			FP_P33	66
67	FP_N32			FP_N33	68
69	FP_P34			FP_P35 ⁽²⁾	70
71	FP_N34			FP_N35 ⁽²⁾	72
73	FP_P36 ⁽²⁾			FP_N36 ⁽²⁾	74
75	3.3V/2.5V/1.8V			Vbatt	76
77	3.3V/2.5V/1.8V			0.9V	78
79	3.3V/2.5V/1.8V			3.3V/2.5V/1.8V	80
81	FP_P37			FP_P38	82
83	FP_N37			FP_N38	84
85	FP_P39			FP_P40	86
87	FP_N39			FP_N40	88
89	FP_P41			FP_P42	90
91	FP_N41			FP_N42	92
93	FP_P43			FP_P44	94
95	FP_N43			FP_N44	96
97	FP_P45 ⁽¹⁾			FP_P46	98
99	FP_N45 ⁽¹⁾			FP_N46	100
101	FP_P47			FP_P48	102
103	FP_N47			FP_N48	104
105	FP_P49			FP_P50	106
107	FP_N49			FP_N50	108
109	FP_P51			FP_P52	110
111	FP_N51			FP_N52	112
113	FP_P53 ⁽²⁾			FP_P54	114
115	FP_N53 ⁽²⁾			FP_N54	116
117	FP_P55 ⁽¹⁾			FP_P56	118
119	FP_N55 ⁽¹⁾			FP_N56	120

Table 7: Front Panel IO daughter card pin assignment Banks B and C

⁽¹⁾ Connected to a global clock pin on the FPGA.⁽²⁾ Connected to a regional clock pin on the FPGA.

4.5.2 Power connection to the front panel I/O daughter card

The Front Panel I/O daughter card on side 1 of the PCB is powered via a 7-pin connector of type BKS (Samtec). Each pin can carry up to 1.5A. The power connector's pin assignment is as follows.

Pin #	Signal	Signal	Pin #
1	+3.3V	+3.3V	2
3	+5V	GND	4
5	+12V	GND	6
7	-12V		

Table 8: Daughter card power connector pin assignment on PMC side 1

On side 2 of the PCB, the daughter card is powered via a 33-pin connector of type BKS (Samtec). Each pin can carry up to 1.5A. The power connector's pin assignment is as follows.

Pin #	Signal	Signal	Pin #
1	+3.3V	GND	2
3	+3.3V	GND	4
5	+3.3V	GND	6
7	+3.3V	GND	8
9	+5V	GND	10
11	+5V	GND	12
13	+5V	GND	14
15	+5V	GND	16
17	+12V	GND	18
19	+12V	GND	20
21	-12V	GND	22
23	-12V	GND	24
25	GND	reserved	26
27	reserved	reserved	28
29	reserved	reserved	30
31	reserved	reserved	32
33	GND		

Table 9: Daughter card power connector pin assignment on PMC side 2

5 Power requirements

The Power is supplied to the FM577 via the PMC. Several DC-DC converters generate the appropriate voltage rails for the different devices and interfaces present on board.

The FM577 power consumption depends mainly on the FPGA devices work load. By using high efficiency power converters, all care has been taken to ensure that power consumption will remain as low as possible for any given application.

After power up the FM577 typically consumes 2W of power. For precise power measurements it is recommended to use the Altera power estimation tools for both the Cyclone III FPGA devices. The maximum current rating given in the table below is the maximum current that can be drawn from each voltage rail in the case resources are used to their maximum level.

Device/Interface	Voltage	Maximum current rating
Vref and memory devices reference voltage	0.9V	100mA
FPGA A & B device core	1.2V	14A
DDR2 SDRAM core and I/O banks, FPGA A & B devices I/O banks	1.8V	8A
FPGA_A device I/O bank connected to the PCI bus, Flash, CPLD, front Panel I/O daughter card	3.0V/3.3V	3A
Front Panel IO daughter card	5V	1A
Front Panel IO daughter card	12V	0.5A
Front Panel IO daughter card	-12V	0.5A

Table 10 : Power supply

Optionally, the FM577 can be used as a stand alone module and is powered via the external power connector.




Figure 8 : Power supply

An ADT7411 device is used to monitor the power on the different voltage rails as well as the temperature. The ADT7411 data are constantly passed to the Cyclone-III device. Measurements can be accessed from the host computer via the PCI bus. A software utility delivered with the board allows the monitoring of the voltage on the 2.5V, 1.8V, 1.5V, 1.0V and 0.75V rails. It also displays both FPGAs junction temperature.

5.1 External power connector for stand alone mode

An external power connector (J2) is available on side 2 of the PMC, next to the PMC connectors. It is used to power the board when it is in stand alone mode. This is a right angled connector and it will be mounted on board only if the card is ordered as a stand alone version (FM577-SA). The height and placement of this connector on the PCB breaches the PMC specifications and the module should not be used in an enclosed chassis compliant to PMC specifications if the external power connector is present on board.

Do not connect an external power source to J2 if the board is powered via the PMC connectors. Doing so will result in damaging the board.

The external power connector is of type Molex 43045-1021. Each circuit can carry a maximum current of 5A. The connector pin assignment is as follows:

Pin #	Signal	Signal	Pin #
1	3.3V	3.3V	2
3	5V	5V	4
5	GND	GND	6
7	GND	GND	8
9	-12V	12V	10

Table 11 : External power connector pin assignment

6 Environment

6.1 Temperature

Operating temperature

- 0°C to +60°C (Commercial)
- -40°C to +85°C (Industrial)

Storage temperature:

- -40°C to +120°C

6.2 Convection cooling

300LFM minimum

6.3 Conduction cooling

The FM577 can optionally be delivered as conduction cooled PMC compliant to ANSI/VITA 20-2001 standard for conduction cooled PMC.

7 Safety

This module presents no hazard to the user.

8 EMC

This module is designed to operate from within an enclosed host system, which is build to provide EMC shielding. Operation within the EU EMC guidelines is not guaranteed unless it is installed within an adequate host system. This module is protected from damage by fast voltage transients originating from outside the host system which may be introduced through the system.

9 Warranty

	<i>Hardware</i>	<i>Software/Firmware</i>
Basic Warranty (included)	1 Year from Date of Shipment	90 Days from Date of Shipment
Extended Warranty (optional)	2 Years from Date of Shipment	1 Year from Date of Shipment

10 FM577 image

